

O P E
APR 26 2001

Approved for use through 04/30/2009. OMB 0651-0031
 Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no person is required to respond to a collection of information unless it displays a valid OMB control number.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Sheet 1 of 2

Complete If Known	
Application Number	09/851,181
Filing Date	May-08, 2001
First Named Inventor	Theodore Valda
Group Art Unit	2465-2661
Examiner Name	TRI H. PHAN
Attorney Docket No.	LSIL-01-035 / 01-035

#3

RECEIVED

APR 29 2004

Technology Center 2100

OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS

Examiner Initials	Cite No.	Include name of author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where	T
TP	1	A C Compiler for a Processor with a Reconfigurable Functional Unit; Proceedings of the 37th ACM/IEEE Conference on Design Automation Conference, 2000 - Author(s) - YE et al.	/
TP	2	Using General-Purpose Programming Languages for FPGA Design; DAC 2000 - Author(s) - Hutchings et al.	/
TP	3	Reconfigurable Computing: Its Concept and a Practical Embodiment Using Newly Developed Dynamically Reconfigurable Logic (DRL) LSI; ASP-DAC 2000 - Author(s) - Masakazu Yamashina	/
TP	4	Reconfigurable Computing: What, Why and Implications for Design Automation; DAC 1999 - Author(s) - DeHorn et al.	/
TP	5	An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications; DAC 1999 - Author(s) - Meenakshi Kaul	/
TP	6	Dynamically Reconfigurable Architecture for Image Processor Applications; DAC 1999 - Author(s) - Alejandro Adario	/
TP	7	A Representation for Dynamic Graphs in Reconfigurable Hardware and its Application to Fundamental Graph Algorithms; FPGA 2000 - Author(s) - Lorenz Huelsbergen	/
TP	8	A Reconfigurable Multi-Function Computing Cache Architecture; DCNL Conference 2000 - Author(s) - Kim et al.	/
TP	9	Communicating Logic: An Alternative Embedded Stream Processing Paradigm; ASP-DAC 2000 - Author(s) - Imlig et al.	/
TP	10	The Application of Genetic Algorithms to the design of Reconfigurable Reasoning VLSI Chips; FPGA 2000 - Author(s) - Moritoshi Yasunaga	/
TP	11	A Benchmark Suite for Evaluating Configurable Computing Systems - Status, Reflections, and Future Directions; FPGA 2000 - Author(s) - Kumar et al.	/
TP	12	A Scheduling and Allocation Method to Reduce Data Transfer Time by Dynamic Reconfiguration; Asia and South Pacific DAC 2000 - Author(s) - Kazuhito Ito	/
TP	13	An Architecture-Driven Metric for Simultaneous Placement and Global Routing for FPGA's; DAC 2000 - Author(s) - Chang et al.	/

Examiner signature		Date considered	1/15/05
--------------------	--	-----------------	---------

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20591. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.



Approved for use through 01/09. OMB 0651-0031
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Sheet 2

of 2

Complete If Known

Application Number	09/851,181
Filing Date	May-08, 2001
First Named Inventor	Th d r Valda
Group Art Unit	2155-2661
Examiner Name	TRI H. PHAN
Attorney Docket No.	LSIL-01-035 / 01-035

TP	14	MorphoSys: Case Study of a Reconfigurable Computing System Targeting Multimedia Applications; DAC 2000 - Author(s) - Singh et al.	/
TP	15	LSI Logic ASICs To Add Programmable-Logic Cores; http://www.eetimes.com/story/OEG19990729S0001 ; EE Times; July 29, 1999; 2 pages - Author(s) - MATSUMOTO	/

RECEIVED

APR 29 2004

Technology Center 2100

Examiner signature		Date considered	1/15/05
--------------------	--	-----------------	---------

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETE THIS FORM TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.